h1_key

TI(德州仪器) SN74CBTD3306C
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN74CBTD3306C
  • TI(德州仪器) SN74CBTD3306C
  • TI(德州仪器) SN74CBTD3306C
  • TI(德州仪器) SN74CBTD3306C
  • TI(德州仪器) SN74CBTD3306C
  • TI(德州仪器) SN74CBTD3306C
立即查看
您当前的位置: 首页 > 开关与多路复用器 > 模拟开关和多路复用器 > SN74CBTD3306C
SN74CBTD3306C

SN74CBTD3306C

正在供货

具有–2V 下冲保护和电平转换功能的 5V、1:1 (SPST)、2 通道总线开关(低电平有效)

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

The SN74CBTD3306C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. This device features an integrated diode in series with VCC to provide level shifting for 5-V input down to 3.3-V output levels. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBTD3306C provides protection for undershoot up to –2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBTD3306C is organized as two 1-bit bus switches with separate output-enable (1OE, 2OE) inputs. It can be used as two 1-bit bus switches or as one 2-bit bus switch. When OE is low, the associated 1-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 1-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

  • Undershoot Protection for Off-Isolation on A and B Ports Up To –2 V
  • Integrated Diode to VCC Provides 5-V Input Down To 3.3-V Output Level Shift
  • Bidirectional Data Flow, With Near-Zero Propagation Delay
  • Low ON-State Resistance (ron) Characteristics (ron = 3 Typical)
  • Low Input/Output Capacitance Minimizes Loading and Signal Distortion (Cio(OFF) = 5 pF Typical)
  • Data and Control Inputs Provide Undershoot Clamp Diodes
  • VCC Operating Range From 4.5 V to 5.5 V
  • Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
  • Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)
  • Supports Both Digital and Analog Applications: USB Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

Configuration1
Number of channels2
Power supply voltage - single (V)5
ProtocolsAnalog
Ron (typ) (Ω)3
CON (typ) (pF)12.5
Bandwidth (MHz)20
Operating temperature range (°C)-40 to 85
FeaturesUndershoot protection
Input/output continuous current (max) (mA)128
RatingCatalog
Drain supply voltage (max) (V)5.5
Supply voltage (max) (V)5.5
SOIC (D)829.4 mm² 4.9 x 6
TSSOP (PW)819.2 mm² 3 x 6.4
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部