LMK04828系列介绍资料

您当前的位置：首页 > 时钟和计时 > 时钟抖动清除器和同步器 > LMK04828

LMK04828

正在供货

具有集成式 2370 至 2630MHz VCO0 且符合 JESD204B 标准的超低噪声时钟抖动消除器

立即搜索现货

产品详情|
产品购买|

产品详情

说明
特性
参数
封装 | 引脚 | 尺寸

The LMK0482x family is the industry’s highest performance clock conditioner with JEDEC JESD204B support.

The 14 clock outputs from PLL2 can be configured to drive seven JESD204B converters or other logic devices, using device and SYSREF clocks. SYSREF can be provided using both DC and AC coupling. Not limited to JESD204B applications, each of the 14 outputs can be individually configured as high-performance outputs for traditional clocking systems.

The high performance, combined with features such as the ability to trade off between power or performance, dual VCOs, dynamic digital delay, holdover, and glitchless analog delay, make the LMK0482x family ideal for providing flexible high-performance clocking trees.

JEDEC JESD204B Support
Ultra-Low RMS Jitter
- 88 fs RMS Jitter (12 kHz to 20 MHz)
- 91 fs RMS Jitter (100 Hz to 20 MHz)
- –162.5 dBc/Hz Noise Floor at 245.76 MHz
Up to 14 Differential Device Clocks from PLL2
- Up to 7 SYSREF Clocks
- Maximum Clock Output Frequency 3.1 GHz
- LVPECL, LVDS, HSDS, LCPECL Programmable Outputs from PLL2
Up to 1 Buffered VCXO/Crystal Output from PLL1
- LVPECL, LVDS, 2xLVCMOS Programmable
Dual Loop PLLatinum™ PLL Architecture
PLL1
- Up to 3 Redundant Input Clocks
  - Automatic and Manual Switch-Over Modes
  - Hitless Switching and LOS
- Integrated Low-Noise Crystal Oscillator Circuit
- Holdover Mode When Input Clocks are Lost
PLL2
- Normalized [1 Hz] PLL Noise Floor of
  –227 dBc/Hz
- Phase Detector Rate up to 155 MHz
- OSCin Frequency-Doubler
- Two Integrated Low-Noise VCOs
50% Duty Cycle Output Divides, 1 to 32
(even and odd)
Precision Digital Delay, Dynamically Adjustable
25-ps Step Analog Delay
Multi-Mode: Dual PLL, Single PLL, and Clock Distribution
Industrial Temperature Range: –40 to 85°C
Supports 105°C PCB Temperature (Measured at Thermal Pad)
3.15-V to 3.45-V Operation
Package: 64-Pin QFN (9.0 mm × 9.0 mm × 0.8 mm)

Function	Dual-loop PLL
Number of outputs	15
RMS jitter (fs)	88
Output frequency (min) (MHz)	0.289
Output frequency (max) (MHz)	3080
Input type	LVCMOS, LVDS, LVPECL
Output type	LVCMOS, LVDS, LVPECL
Supply voltage (min) (V)	3.15
Supply voltage (max) (V)	3.45
Features	JESD204B
Rating	Catalog
Operating temperature range (°C)	-40 to 85
Number of input channels	3

WQFN (NKD)

81 mm² 9 x 9

产品购买

商品型号
封装
工作温度
包装
价格
现货库存
操作

* 我的问题/建议：
* 联系电话：
上传图片（选填）：	请您提交2M以内的jpg,gif,png格式文件
投诉订单号（选填）：

h1_key

LMK04828

具有集成式 2370 至 2630MHz VCO0 且符合 JESD204B 标准的超低噪声时钟抖动消除器

4000-306-326