h1_key

TI(德州仪器) CDCLVP111
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) CDCLVP111
  • TI(德州仪器) CDCLVP111
  • TI(德州仪器) CDCLVP111
  • TI(德州仪器) CDCLVP111
  • TI(德州仪器) CDCLVP111
  • TI(德州仪器) CDCLVP111
立即查看
您当前的位置: 首页 > 时钟和计时 > 时钟缓冲器 > CDCLVP111
CDCLVP111

CDCLVP111

正在供货

具有可选输入的 1:10 LVPECL 缓冲器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

The CDCLVP111 clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111 can accept two clock sources into an input multiplexer. The CDCLVP111 is specifically designed for driving 50-Ω transmission lines. When an output pin is not used, leaving it open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to 50 Ω.

The VBB reference voltage output is used if single-ended input operation is required. In this case, the VBB pin should be connected to CLK0 and bypassed to GND through a 10-nF capacitor.

However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.

The CDCLVP111 device is characterized for operation from –40°C to 85°C.

  • Distributes One Differential Clock Input Pair
    LVPECL to 10 Differential LVPECL
  • Fully Compatible With LVECL and LVPECL
  • Supports a Wide Supply Voltage Range from
    2.375 V to 3.8 V
  • Selectable Clock Input Through CLK_SEL
  • Low-Output Skew (Typical 15 ps) for Clock-
    Distribution Applications
    • Additive Jitter Less Than 1 ps
    • Propagation Delay Less Than 350 ps
    • Open Input Default State
    • LVDS, CML, SSTL Input Compatible
  • VBB Reference Voltage Output for Single-Ended
    Clocking
  • Available in a 32-Pin LQFP and QFN Package
  • Frequency Range From DC to 3.5 GHz
  • Pin-to-Pin Compatible With MC100 Series EP111,
    ES6111, LVEP111, PTN1111
  • APPLICATIONS
    • Designed for Driving 50-Ω Transmission Lines
    • High Performance Clock Distribution

All other trademarks are the property of their respective owners

FunctionDifferential
Additive RMS jitter (typ) (fs)40
Output frequency (max) (MHz)3500
Number of outputs10
Output supply voltage (V)2.5, 3.3
Core supply voltage (V)2.5, 3.3
Output skew (ps)30
Features1
Operating temperature range (°C)-40 to 85
RatingCatalog
Output typeLVPECL
Input typeCML, LVDS, LVPECL, SSTL
LQFP (VF)3281 mm² 9 x 9
VQFN (RHB)3225 mm² 5 x 5
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部