h1_key

TI(德州仪器) ADC08D1020
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) ADC08D1020
  • TI(德州仪器) ADC08D1020
  • TI(德州仪器) ADC08D1020
  • TI(德州仪器) ADC08D1020
  • TI(德州仪器) ADC08D1020
  • TI(德州仪器) ADC08D1020
立即查看
您当前的位置: 首页 > 数据转换器 > 模数转换器 (ADC) > 高速 ADC (≥10MSPS) > ADC08D1020
ADC08D1020

ADC08D1020

正在供货

8 位、双路 1.0GSPS 或单路 2.0GSPS 模数转换器 (ADC)

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

The ADC08D1020 is a dual, low power, high performance, CMOS analog-to-digital converter that builds upon the ADC08D1000 platform. The ADC08D1020 digitizes signals to 8 bits of resolution at sample rates up to 1.3 GSPS. It has expanded features compared to the ADC08D1000, which include a test pattern output for system debug, a clock phase adjust, and selectable output demultiplexer modes. Consuming a typical 1.6 Watts in non-demultiplex mode at 1 GSPS from a single 1.9 Volt supply, this device is ensured to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the calibration schemes enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.4 Effective Number of Bits (ENOB) with a 498 MHz input signal and a 1 GHz sample rate while providing a 10−18 Code Error Rate (C.E.R.) Output formatting is offset binary and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V.

Each converter has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 demultiplexed mode is selected, the output data rate is reduced to half the input sample rate on each bus. When non-demultiplexed mode is selected, that output data rate on channels DI and DQ are at the same rate as the input sample clock. The two converters can be interleaved and used as a single 2 GSPS ADC.

The converter typically consumes less than 3.5 mW in the Power Down Mode and is available in a leaded or lead-free 128-lead, thermally enhanced, exposed pad, HLQFP and operates over the Industrial (-40°C ≤ TA ≤ +85°C) temperature range.

  • Single +1.9V ±0.1V Operation
  • Interleave Mode for 2x Sample Rate
  • Multiple ADC Synchronization Capability
  • Adjustment of Input Full-Scale Range, Offset, and Clock Phase Adjust
  • Choice of SDR or DDR Output Clocking
  • 1:1 or 1:2 Selectable Output Demux
  • Second DCLK Output
  • Duty Cycle Corrected Sample Clock
  • Test Pattern

Key Specifications

  • Resolution: 8 Bits
  • Max Conversion Rate: 1 GSPS (min)
  • Code Error Rate: 10−18 (typ)
  • ENOB @ 498 MHz Input (Normal Mode): 7.4 Bits (typ)
  • DNL: ±0.15 LSB (typ)
  • Power Consumption
    • Operating in Non-Demux Output: 1.6 W (typ)
    • Operating in 1:2 Demux Output: 1.7 W (typ)
    • Power Down Mode: 3.5 mW (typ)

All trademarks are the property of their respective owners.

Sample rate (max) (Msps)1000, 2000
Resolution (Bits)8
Number of input channels1, 2
Interface typeParallel LVDS
Analog input BW (MHz)2000
FeaturesUltra High Speed
RatingCatalog
Peak-to-peak input voltage range (V)0.87
Power consumption (typ) (mW)1600
ArchitectureFolding Interpolating
SNR (dB)46.8
ENOB (bit)7.4
SFDR (dB)58
Operating temperature range (°C)-40 to 85
Input bufferYes
HLQFP (NNB)128484 mm² 22 x 22
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部