h1_key

TI(德州仪器) EQ50F100
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) EQ50F100
  • TI(德州仪器) EQ50F100
  • TI(德州仪器) EQ50F100
  • TI(德州仪器) EQ50F100
  • TI(德州仪器) EQ50F100
  • TI(德州仪器) EQ50F100
立即查看
您当前的位置: 首页 > 接口 > LVDS、M-LVDS 和 PECL IC > EQ50F100
EQ50F100

EQ50F100

正在供货

1Gbps 至 6.25Gbps 背板均衡器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

The EQ50F100 is a equalizer designed to compensate transmission medium losses and reduce the medium-induced deterministic jitter. It is optimized for operation from 1Gbps to 6.25Gbps, on printed circuit backplane for up to 30" of FR4 striplines with backplane connectors at both ends. It is code independent, and functioning equally well for short run length, balanced codes such as 8b/10b, commonly used in multiplexed 1.25 Gbps Ethernet Systems.

The equalizer uses differential CML inputs and outputs with feed-through pin-outs, mounted in a 3 mm x 3 mm 6-pin leadless LLP package. It is powered from single 1.8V supply and consumes 85 mW.


  • Recovers 6.25 Gbps signals after 30" of FR4
  • Single 1.8V power supply
  • Low power consumption: 85mW
  • Equalize up to 20dB loss at 2.5 GHz
  • 35 ps residual deterministic jitter at 5 Gbps
  • On-chip CML terminations
  • Small 3 mm x 3 mm 6-pin leadless LLP package

FunctionEqualizer
ProtocolsCML
Number of transmitters1
Number of receivers1
Supply voltage (V)1.8
Signaling rate (MBits)6250
Input signalCML
Output signalCML
RatingCatalog
Operating temperature range (°C)-40 to 85
WSON (NGG)69 mm² 3 x 3
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部