h1_key

TI(德州仪器) SN65LVP17
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN65LVP17
  • TI(德州仪器) SN65LVP17
  • TI(德州仪器) SN65LVP17
  • TI(德州仪器) SN65LVP17
  • TI(德州仪器) SN65LVP17
  • TI(德州仪器) SN65LVP17
立即查看
您当前的位置: 首页 > 接口 > LVDS、M-LVDS 和 PECL IC > SN65LVP17
SN65LVP17

SN65LVP17

正在供货

具有使能端的 2.5V/3.3V 振荡器增益级/缓冲器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

These four devices are high-frequency oscillator gain stages supporting both LVPECL or LVDS on the high gain outputs in 3.3-V or 2.5-V systems. Additionally, provides the option of both single-ended input (PECL levels on the SN65LVx16) and fully differential inputs on the SN65LVx17.

The SN65LVx16 provides the user a Gain Control (GC) for controlling the Q output from 300 mV to 860 mV either by leaving it open (NC), grounded, or tied to VCC. (When left open, the Q output defaults to 575 mV.) The Q on the SN65LVx17 defaults to 575 mV as well.

Both devices provide a voltage reference (VBB) of typically 1.35 V below VCC for use in receiving single-ended PECL input signals. When not used, VBB should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.

  • Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
  • Clock Rates to 2 GHz
    • 140-ps Output Transition Times
    • 0.11 ps Typical Intrinsic Phase Jitter
    • Less than 630 ps Propagation Delay Times
  • 2.5-V or 3.3-V Supply Operation
  • 2-mm × 2-mm Small-Outline No-Lead Package
  • APPLICATIONS
    • PECL-to-LVDS Translation
    • Clock Signal Amplification

FunctionBuffer, Translator
ProtocolsLVPECL
Number of transmitters1
Number of receivers1
Supply voltage (V)2.5, 3.3
Signaling rate (MBits)4000
Input signalDifferential
Output signalLVPECL
RatingCatalog
Operating temperature range (°C)-40 to 85
WSON (DRF)84 mm² 2 x 2
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部