h1_key

• No Special Start-up Sequence Required Between Clock/Data and /PD Pins. Input Signal (Clock and Data) Can be Applied Either Before or After the Device is Powered.
• Support Spread Spectrum Clocking Up to 100KHz Frequency Modulation & Deviations of ±2.5% Center Spread or −5% Down Spread.
• "Input Clock Detection" Feature Will Pull All LVDS Pairs to Logic Low when Input Clock is Missing and When /PD Pin is Logic High.
• 18 to 68 MHz Shift Clock Support
• Best–in–Class Set & Hold Times on TxINPUTs
• Tx Power Consumption < 130 mW (typ) @65MHz Grayscale
• 40% Less Power Dissipation Than BiCMOS Alternatives
• Tx Power-down Mode < 60μW (typ)
• Supports VGA, SVGA, XGA and Dual Pixel SXGA.
• Narrow Cus Reduces Cable Size and Cost
• Up to 1.8 Gbps Throughput
• Up to 227 Megabytes/sec Bandwidth
• 345 mV (typ) Swing LVDS Devices for Low EMI
• PLL Requires No External Components
• Compatible with TIA/EIA-644 LVDS Standard
• Low Profile 56-Lead TSSOP Package
• Improved Replacement for:
  • SN75LVDS83, DS90CF383A

All trademarks are the property of their respective owners. TRI-STATE is a trademark of Texas Instruments. TRI-STATE is a trademark of Texas Instruments.