The SCAN90CP02 is a 1.5 Gbps 2 x 2 LVDS crosspoint switch. High speed data paths and flow-through pinout minimize internal device jitter, while configurable 0/25/50/100% pre-emphasis overcomes external ISI jitter effects of lossy backplanes and cables. The differential inputs interface to LVDS and Bus LVDS signals such as those on TI's 10-, 16-, and 18- bit Bus LVDS SerDes, as well as CML and LVPECL. The SCAN90CP02 can also be used with ASICs and FPGAs. The non-blocking crosspoint architecture is pin-configurable as a 1:2 clock or data splitter, 2:1 redundancy mux, crossover function, or dual buffer for signal booster and stub hider applications.
Integrated IEEE 1149.1 (JTAG) and 1149.6 circuitry supports testability of both single-ended LVTTL/CMOS and differential LVDS PCB interconnect. The 3.3V supply, CMOS process, and LVDS I/O ensure high performance at low power over the entire industrial -40 to +85°C temperature range.
All trademarks are the property of their respective owners.
| Function | Crosspoint |
| Protocols | BLVDS, CML, LVDS, LVPECL |
| Number of transmitters | 2 |
| Number of receivers | 2 |
| Supply voltage (V) | 3.3 |
| Signaling rate (MBits) | 1500 |
| Input signal | CML, LVDS, LVPECL |
| Output signal | LVDS |
| Rating | Catalog |
| Operating temperature range (°C) | -40 to 85 |
| LQFP (NEY) | 32 | 81 mm² 9 x 9 |
| UQFN (NJD) | 28 | 25 mm² 5 x 5 |