h1_key

TI(德州仪器) SN65LVDM1676
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN65LVDM1676
  • TI(德州仪器) SN65LVDM1676
  • TI(德州仪器) SN65LVDM1676
  • TI(德州仪器) SN65LVDM1676
  • TI(德州仪器) SN65LVDM1676
  • TI(德州仪器) SN65LVDM1676
立即查看
您当前的位置: 首页 > 接口 > LVDS、M-LVDS 和 PECL IC > SN65LVDM1676
SN65LVDM1676

SN65LVDM1676

正在供货

16 通道 LVDM 收发器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

The SN65LVDM1676 and SN65LVDM1677 (integrated termination) are sixteen differential line transmitters or receivers (tranceivers) that use low-voltage differential signaling (LVDS) to achieve signaling rates up to 200 Mbps per transceiver configured as a receiver and up to 650 Mbps per transceiver configured as a transmitter. These products are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts except that the output current of the drivers are doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50- load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of 100 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of transceivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The SN65LVDM1676 and SN65LVDM1677 are characterized for operation from -40°C to 85°C.

  • Sixteen Low-Voltage Differential Transceivers. Designed for Signaling Rates up to 200 Mbps per Receiver or 650 Mbps per Transmitter.
  • Simplex (Point-to-Point) or Half-Duplex (Multipoint) Interface
  • Typical Differential Output Voltage of 340 mV Into a 50- Line Termination on 'LVDM1677 Product
  • Propagation Delay Time:
    • Driver: 2.5 ns Typ
    • Receiver: 3 ns Typ
  • Driver is High Impedance When Disabled or With VCC < 1.5 V for Power Up/Down Glitch-Free Performance and Hot-Plugging Events
  • Bus-Terminal ESD Protection Exceeds 12 kV
  • Low-Voltage TTL (LVTTL) Logic Input Levels Are 5-V Tolerant
  • Packaged in Thin Shrink Small-Outline Package With 20 mil Terminal Pitch

FunctionTransceiver
ProtocolsLVDM, LVDS
Number of transmitters16
Number of receivers16
Supply voltage (V)3.3
Signaling rate (MBits)200
Input signalLVDM, LVTTL
Output signalLVDM, LVTTL
RatingCatalog
Operating temperature range (°C)-40 to 85
TSSOP (DGG)64137.7 mm² 17 x 8.1
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部