h1_key

TI(德州仪器) SN65LVDM176
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN65LVDM176
  • TI(德州仪器) SN65LVDM176
  • TI(德州仪器) SN65LVDM176
  • TI(德州仪器) SN65LVDM176
  • TI(德州仪器) SN65LVDM176
  • TI(德州仪器) SN65LVDM176
立即查看
您当前的位置: 首页 > 接口 > LVDS、M-LVDS 和 PECL IC > SN65LVDM176
SN65LVDM176

SN65LVDM176

正在供货

半双工 LVDM 收发器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

The SN65LVDM176 is a differential line driver and receiver configured as a transceiver that uses low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbit/s. These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50- load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of less than 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for half-duplex or multiplex baseband data transmission over controlled impedance media of approximately 100- characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics).

The SN65LVDM176 is characterized for operation from x9640°C to 85°C.

  • Low-Voltage Differential Driver and Receiver for Half-Duplex Operation
  • Designed for Signaling Rates of 400 Mbit/s
  • ESD Protection Exceeds 15 kV on Bus Pins
  • Operates From a Single 3.3-V Supply
  • Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 50- Load
  • Valid Output With as Little as 50 mV Input Voltage Difference
  • Propagation Delay Times
    • Driver: 1.7 ns Typ
    • Receiver: 3.7 ns Typ
  • Power Dissipation at 200 MHz
    • Driver: 50 mW Typical
    • Receiver: 60 mW Typical
  • LVTTL Levels Are 5-V Tolerant
  • Bus Pins Are High Impedance When Disabled or With VCC Less Than 1.5 V
  • Open-Circuit Fail-Safe Receiver
  • Surface-Mount Packaging
    • D Package (SOIC)
    • DGK Package (MSOP)

PowerPAD is a trademark of Texas Instruments.

FunctionTransceiver
ProtocolsLVDM, LVDS
Number of transmitters1
Number of receivers1
Supply voltage (V)3.3
Signaling rate (MBits)400
Input signalLVDM, LVTTL
Output signalLVDM, LVTTL
RatingCatalog
Operating temperature range (°C)-40 to 85
SOIC (D)829.4 mm² 4.9 x 6
VSSOP (DGK)814.7 mm² 3 x 4.9
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部