h1_key

TI(德州仪器) SN74AUP1T04
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN74AUP1T04
  • TI(德州仪器) SN74AUP1T04
  • TI(德州仪器) SN74AUP1T04
  • TI(德州仪器) SN74AUP1T04
  • TI(德州仪器) SN74AUP1T04
  • TI(德州仪器) SN74AUP1T04
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 电压转换器和电平转换器 > 固定方向电压转换器 > SN74AUP1T04
SN74AUP1T04

SN74AUP1T04

正在供货

低功耗、1.8/2.5/3.3V 输入、3.3V CMOS 输出、单路反向器闸

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

The SN74AUP1T04 performs the Boolean function Y = A with designation for logic-level translation applications with output referenced to supply VCC.

AUP technology is the industry’s lowest-power logic technology designed for use in extending battery-life in operating. All input levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V VCC supply. This product also maintains excellent signal integrity (see Figure 1 and Figure 2).

The wide VCC range of 2.3 V to 3.6 V allows the possibility of switching output level to connect to external controllers or processors.

Schmitt-trigger inputs (VT = 210 mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.

Ioff is a feature that allows for powered-down conditions (VCC = 0 V) and is important in portable and mobile applications. When VCC = 0 V, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.

The SN74AUP1T04 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

  • Single-Supply Voltage Translator
  • Output Level Up to Supply VCC CMOS Level
    • 1.8 V to 3.3 V (at VCC = 3.3 V)
    • 2.5 V to 3.3 V (at VCC = 3.3 V)
    • 1.8 V to 2.5 V (at VCC = 2.5 V)
    • 3.3 V to 2.5 V (at VCC = 2.5 V
  • Schmitt-Trigger Inputs Reject Input Noise and Provide Better
    Output Signal Integrity
  • Ioff Supports Partial Power Down (VCC = 0 V)
  • Very Low Static Power Consumption:
    0.1 µA
  • Very Low Dynamic Power Consumption:
    0.9 µA
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • Pb-Free Packages Available: SC-70 (DCK)
    2 × 2.1 × 0.65 mm (Height 1.1 mm)
  • More Gate Options Available at www.ti.com/littlelogic
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model
      (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)

Technology familyAUP1T
Bits (#)1
Configuration1 Ch A to B 0 Ch B to A
High input voltage (min) (V)1.35
High input voltage (max) (V)3.6
Vout (min) (V)15627
Vout (max) (V)3.6
Data rate (max) (Mbps)200
IOH (max) (mA)-4
IOL (max) (mA)-4
Supply current (max) (µA)3.6
Features4.2
Input typeSchmitt-Trigger
Output typeBalanced CMOS, Push-Pull
RatingCatalog
Operating temperature range (°C)-40 to 85
SOT-SC70 (DCK)54.2 mm² 2 x 2.1
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部