This single D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.
The SN74LVC1G175 has an asynchronous clear (CLR) input. When CLR is high, data from the input pin (D) is transferred to the output pin (Q) on the clock’s (CLK) rising edge. When CLR is low, Q is forced into the low state, regardless of the clock edge or data on D.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
(1) Additional temperature ranges available - contact factory
| Number of channels | 1 |
| Technology family | LVC |
| Supply voltage (min) (V) | 1.65 |
| Supply voltage (max) (V) | 5.5 |
| Input type | Standard CMOS |
| Output type | Push-Pull |
| Clock frequency (max) (MHz) | 150 |
| IOL (max) (mA) | 32 |
| IOH (max) (mA) | -32 |
| Supply current (max) (µA) | 10 |
| Features | Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) |
| Operating temperature range (°C) | -55 to 125 |
| Rating | HiRel Enhanced Product |
| SOT-SC70 (DCK) | 6 | 4.2 mm² 2 x 2.1 |
关注公众号，优惠活动早知道！
Copyright ©2023 wlxmall.com万联芯城版权所有 | 电信与信息服务业务经营许可证100798号 | 粤ICP备14012234号 | 投诉建议
客服电话：4000-306-326 文明办网文明上网举报电话：010-82615762 违法不良信息举报中心
| * 我的问题/建议： | |
| * 联系电话： | |
| 上传图片（选填）： |
请您提交2M以内的jpg,gif,png格式文件 |
| 投诉订单号（选填）： | |
购物车中还没有商品，赶紧选购吧！
正在供货
加入购物车
