SN74AUP1G126系列介绍资料

您当前的位置：首页 > 逻辑和电压转换 > 缓冲器、驱动器和收发器 > 同相缓冲器和驱动器 > SN74AUP1G126

SN74AUP1G126

正在供货

具有三态输出的单路 0.8V 至 3.6V 低功耗缓冲器

立即搜索现货

产品详情|
产品购买|

产品详情

说明
特性
参数
封装 | 引脚 | 尺寸

The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable applications. This family assures a very low static and dynamic power consumption across the entire V_CC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see AUP – The Lowest-Power Family and Excellent Signal Integrity ).

This bus buffer gate is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is low. This device has the input-disable feature, which allows floating input signals.

To assure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Performance Tested Per JESD 22−
- 2000-V Human-Body Model
  (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
Available in the Texas Instruments NanoStar™ Package
Low Static-Power Consumption
(I_CC = 0.9 µA Maximum)
Low Dynamic-Power Consumption
(C_pd = 4 pF Typical at 3.3 V)
Low Input Capacitance (C_i = 1.5 pF Typical)
Low Noise – Overshoot and Undershoot
<10% of V_CC
Input-Disable Feature Allows Floating Input Conditions
I_off Supports Partial-Power-Down Mode Operation
Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input
Wide Operating V_CC Range of 0.8 V to 3.6 V
Optimized for 3.3-V Operation
3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
t_pd = 4.6 ns Maximum at 3.3 V
Suitable for Point-to-Point Applications

Technology family	AUP
Supply voltage (min) (V)	0.8
Supply voltage (max) (V)	3.6
Number of channels	1
IOL (max) (mA)	4
Supply current (max) (µA)	0.9
IOH (max) (mA)	-4
Input type	Standard CMOS
Output type	3-State
Features	Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)
Rating	Catalog
Operating temperature range (°C)	-40 to 85

DSBGA (YFP)	6	1.4000000000000001 mm² 1 x 1.4000000000000001
DSBGA (YZP)	5	2.1875 mm² 1.75 x 1.25
SOT-23 (DBV)	5	8.12 mm² 2.9 x 2.8
SOT-5X3 (DRL)	5	2.56 mm² 1.6 x 1.6
SOT-SC70 (DCK)	5	4.2 mm² 2 x 2.1
USON (DRY)	6	1.45 mm² 1.45 x 1
X2SON (DPW)	5	0.64 mm² 0.8 x 0.8
X2SON (DSF)	6	1 mm² 1 x 1

产品购买

商品型号
封装
工作温度
包装
价格
现货库存
操作

* 我的问题/建议：
* 联系电话：
上传图片（选填）：	请您提交2M以内的jpg,gif,png格式文件
投诉订单号（选填）：

h1_key

SN74AUP1G126

具有三态输出的单路 0.8V 至 3.6V 低功耗缓冲器

4000-306-326