This circuit is a positive-edge-triggered D-type flip-flop with a direct clear (CLR) input.
Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.
| Number of channels | 8 |
| Technology family | HC |
| Supply voltage (min) (V) | 2 |
| Supply voltage (max) (V) | 6 |
| Input type | Standard CMOS |
| Output type | Push-Pull |
| Clock frequency (max) (MHz) | 28 |
| IOL (max) (mA) | 5.2 |
| IOH (max) (mA) | -5.2 |
| Supply current (max) (µA) | 80 |
| Features | Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode |
| Operating temperature range (°C) | -40 to 125 |
| Rating | Automotive |
| SOIC (DW) | 20 | 131.84 mm² 12.8 x 10.3 |
| TSSOP (PW) | 20 | 41.6 mm² 6.5 x 6.4 |
关注公众号，优惠活动早知道！
Copyright ©2023 wlxmall.com万联芯城版权所有 | 电信与信息服务业务经营许可证100798号 | 粤ICP备14012234号 | 投诉建议
客服电话：4000-306-326 文明办网文明上网举报电话：010-82615762 违法不良信息举报中心
| * 我的问题/建议： | |
| * 联系电话： | |
| 上传图片（选填）： |
请您提交2M以内的jpg,gif,png格式文件 |
| 投诉订单号（选填）： | |
购物车中还没有商品，赶紧选购吧！
正在供货
加入购物车
