h1_key

TI(德州仪器) SN74AVCH1T45
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN74AVCH1T45
  • TI(德州仪器) SN74AVCH1T45
  • TI(德州仪器) SN74AVCH1T45
  • TI(德州仪器) SN74AVCH1T45
  • TI(德州仪器) SN74AVCH1T45
  • TI(德州仪器) SN74AVCH1T45
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 电压转换器和电平转换器 > 方向控制型电压转换器 > SN74AVCH1T45
SN74AVCH1T45

SN74AVCH1T45

正在供货

具有可配置电压转换和 3 态输出的单位双电源总线收发器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

The SN74AVCH1T45 is a single-bit noninverting bus transceiver that uses two separate configurable power-supply rails. The A port is designed to track VCCA, which accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB, which also accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCH1T45 is designed for asynchronous communication between two data buses. The device transmits data from either the A bus to the B bus, or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input.

The SN74AVCH1T45 is designed so that the DIR input is referenced to VCCA.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device.

The VCC isolation feature ensures that if either VCCA or VCCB is at GND, then the outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.

  • Available in the Texas Instruments NanoStar&trade
    and NanoFree™ Packages
  • Control Inputs (DIR) VIH and VIL Levels Are
    Referenced to VCCA Voltage
  • Bus Hold on Data Inputs Eliminates the Need for
    External Pullup and Pulldown Resistors
  • VCC Isolation
  • Fully Configurable Dual-Rail Design
  • I/Os Are 4.6-V Tolerant
  • Ioff Supports Partial-Power-Down Mode Operation
  • Typical Max Data Rates
    • 500 Mbps (1.8-V to 3.3-V Translation)
    • 320 Mbps (<1.8-V to 3.3-V Translation)
    • 320 Mbps (Translate to 2.5 V or 1.8 V)
    • 280 Mbps (Translate to 1.5 V)
    • 240 Mbps (Translate to 1.2 V)
  • Latch-Up Performance Exceeds 100 mA Per
    JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • Human-Body Model (A114-A): 2000 V
    • Machine Model (A115-A): 200 V
    • Charged-Device Model (C101): 1000 V
Technology familyAVC
ApplicationsGPIO
Bits (#)1
High input voltage (min) (V)1
High input voltage (max) (V)3.6
Vout (min) (V)1.2
Vout (max) (V)3.6
Data rate (max) (Mbps)500
IOH (max) (mA)-12
IOL (max) (mA)12
Supply current (max) (µA)20
FeaturesBus-hold, Overvoltage tolerant inputs, Partial power down (Ioff)
Input typeStandard CMOS
Output typeBalanced CMOS, Push-Pull
RatingCatalog
Operating temperature range (°C)-40 to 85
DSBGA (YZP)62.1875 mm² 1.75 x 1.25
SOT-23 (DBV)68.12 mm² 2.9 x 2.8
SOT-SC70 (DCK)64.2 mm² 2 x 2.1
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部