h1_key

TI(德州仪器) SN74AVC1T45
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN74AVC1T45
  • TI(德州仪器) SN74AVC1T45
  • TI(德州仪器) SN74AVC1T45
  • TI(德州仪器) SN74AVC1T45
  • TI(德州仪器) SN74AVC1T45
  • TI(德州仪器) SN74AVC1T45
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 电压转换器和电平转换器 > 方向控制型电压转换器 > SN74AVC1T45
SN74AVC1T45

SN74AVC1T45

正在供货

具有可配置电压转换和三态输出的单位双电源总线收发器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC1T45 is optimized to operate with VCCA/VCCB set at 1.4 V to 3.6 V. It is operational with VCCA/VCCB as low as 1.2 V. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage, bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVC1T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

The SN74AVC1T45 is designed so that the DIR input is powered by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature ensures that if either VCC input is at GND, then both ports are in the high-impedance state.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

  • Available in the Texas Instruments NanoFree Package
  • Fully Configurable Dual-Rail Design Allows Each Port to
    Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
  • VCC Isolation Feature - If Either VCC
    Input Is At GND, Both Ports Are In The High-Impedance State
  • DIR Input Circuit Referenced to VCCA
  • ±12-mA Output Drive at 3.3 V
  • I/Os Are 4.6-V Tolerant
  • Ioff Supports Partial-Power-Down Mode Operation
  • Typical Max Data Rates
    • 500 Mbps (1.8-V to 3.3-V Translation)
    • 320 Mbps (<1.8-V to 3.3-V Translation)
    • 320 Mbps (Translate to 2.5 V or 1.8 V)
    • 280 Mbps (Translate to 1.5 V)
    • 240 Mbps (Translate to 1.2 V)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • ±2000-V Human Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • ±1000-V Charged-Device Model (C101)
Technology familyAVC
ApplicationsGPIO
Bits (#)1
High input voltage (min) (V)0.78
High input voltage (max) (V)3.6
Vout (min) (V)1.2
Vout (max) (V)3.6
Data rate (max) (Mbps)500
IOH (max) (mA)-12
IOL (max) (mA)12
Supply current (max) (µA)20
FeaturesOutput enable, Overvoltage tolerant inputs, Partial power down (Ioff)
Input typeStandard CMOS
Output type3-State, Balanced CMOS, Push-Pull
RatingCatalog
Operating temperature range (°C)-40 to 85
DSBGA (YZP)62.1875 mm² 1.75 x 1.25
SOT-23 (DBV)68.12 mm² 2.9 x 2.8
SOT-5X3 (DRL)62.56 mm² 1.6 x 1.6
SOT-SC70 (DCK)64.2 mm² 2 x 2.1
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部