h1_key

TI(德州仪器) SN74AVCH16T245
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN74AVCH16T245
  • TI(德州仪器) SN74AVCH16T245
  • TI(德州仪器) SN74AVCH16T245
  • TI(德州仪器) SN74AVCH16T245
  • TI(德州仪器) SN74AVCH16T245
  • TI(德州仪器) SN74AVCH16T245
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 电压转换器和电平转换器 > 方向控制型电压转换器 > SN74AVCH16T245
SN74AVCH16T245

SN74AVCH16T245

正在供货

具有可配置电压转换和 3 态输出的 16 位双电源总线收发器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVCH16T245 device is optimized to operate with VCCA/VCCB set at 1.4 V to 3.6 V. The device is operational with VCCA/VCCB as low as 1.2 V. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCH16T245 control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by VCCA.

The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. This device is fully specified for partial-power-down applications using Ioff.

The VCC isolation feature ensures that if either VCC input is at GND, then both ports are in the high-impedance state.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74AVCH16T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are effectively isolated.

  • VCC Isolation Feature – If Either VCC Input is at GND, Both Ports are in the High-Impedance State
  • Control Inputs VIH/VIL Levels Are Referenced to VCCA Voltage
  • Overvoltage-Tolerant Inputs and Outputs Allow Mixed Voltage-Mode Data Communications
  • Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range
  • Ioff Supports Partial-Power-Down Mode Operation
  • I/Os are 4.6 V Tolerant
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup and Pulldown Resistors
  • Maximum Data Rates
    • 380 Mbps (1.8 V to 3.3 V Level-Shifting)
    • 200 Mbps (<1.8 V to 3.3 V Level-Shifting)
    • 200 Mbps (Level-Shifting to 2.5 V or 1.8 V)
    • 150 Mbps (Level-Shifting to 1.5 V)
    • 100 Mbps (Level-Shifting to 1.2 V)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 8000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
Technology familyAVC
Bits (#)16
High input voltage (min) (V)1
High input voltage (max) (V)3.6
Vout (min) (V)1.2
Vout (max) (V)3.6
Data rate (max) (Mbps)380
IOH (max) (mA)-12
IOL (max) (mA)12
Supply current (max) (µA)45
FeaturesBus-hold, Output enable, Overvoltage tolerant inputs, Partial power down (Ioff), Vcc isolation
Input typeStandard CMOS
Output type3-State, Balanced CMOS, Push-Pull
RatingCatalog
Operating temperature range (°C)-40 to 85
TSSOP (DGG)48101.25 mm² 12.5 x 8.1
TVSOP (DGV)4862.08 mm² 9.7 x 6.4
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部