h1_key

TI(德州仪器) SN74LVTH125-EP
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN74LVTH125-EP
  • TI(德州仪器) SN74LVTH125-EP
  • TI(德州仪器) SN74LVTH125-EP
  • TI(德州仪器) SN74LVTH125-EP
  • TI(德州仪器) SN74LVTH125-EP
  • TI(德州仪器) SN74LVTH125-EP
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 缓冲器、驱动器和收发器 > 同相缓冲器和驱动器 > SN74LVTH125-EP
SN74LVTH125-EP

SN74LVTH125-EP

正在供货

具有总线保持、TTL 兼容型 CMOS 输入和三态输出的增强型产品 4 通道、2.7V 至 3.6V 缓冲器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

This bus buffer is designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN74LVTH125 features independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (OE) input is high.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When VCC is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree
  • Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
  • Supports Unregulated Battery Operation Down to 2.7 V
  • Typical VOLP (Output Ground Bounce)
       <0.8 V at VCC = 3.3 V, TA = 25°C
  • Ioff and Power-Up 3-State Support Hot Insertion
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Latch-Up Performance Exceeds 500 mA Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

Technology familyLVT
Supply voltage (min) (V)2.7
Supply voltage (max) (V)3.6
Number of channels4
IOL (max) (mA)64
Supply current (max) (µA)7000
IOH (max) (mA)-32
Input typeTTL-Compatible CMOS
Output type3-State
FeaturesBus-hold, Over-voltage tolerant inputs, Partial power down (Ioff), Power up 3-state, Ultra high speed (tpd <5ns)
RatingHiRel Enhanced Product
Operating temperature range (°C)-40 to 85
TSSOP (PW)1432 mm² 5 x 6.4
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部