This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.
NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
NanoFree is a trademark of Texas Instruments.
| Number of channels | 1 |
| Technology family | AUC |
| Supply voltage (min) (V) | 0.8 |
| Supply voltage (max) (V) | 2.7 |
| Input type | Standard CMOS |
| Output type | Push-Pull |
| Clock frequency (max) (MHz) | 275 |
| IOL (max) (mA) | 9 |
| IOH (max) (mA) | -9 |
| Supply current (max) (µA) | 10 |
| Features | Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) |
| Operating temperature range (°C) | -40 to 85 |
| Rating | Catalog |
| SOT-23 (DBV) | 5 | 8.12 mm² 2.9 x 2.8 |
| SOT-SC70 (DCK) | 5 | 4.2 mm² 2 x 2.1 |