h1_key

TI(德州仪器) SN74LV20A
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN74LV20A
  • TI(德州仪器) SN74LV20A
  • TI(德州仪器) SN74LV20A
  • TI(德州仪器) SN74LV20A
  • TI(德州仪器) SN74LV20A
  • TI(德州仪器) SN74LV20A
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 逻辑门 > 与非门 > SN74LV20A
SN74LV20A

SN74LV20A

正在供货

2 通道、4 输入、2V 至 5.5V 与非门

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

These dual 4-input positive-NAND gates are designed for 2-V to 5.5-V VCC operation.

The 'LV20A devices perform the Boolean function Y = (A • B • C • D) or Y = A + B + C + D in positive logic.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

  • 2-V to 5.5-V VCC Operation
  • Max tpd of 6 ns at 5 V
  • Typical VOLP (Output Ground Bounce)
        <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
       >>2.3 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
Technology familyLV-A
Supply voltage (min) (V)2
Supply voltage (max) (V)5.5
Number of channels2
Inputs per channel4
IOL (max) (mA)12
IOH (max) (mA)-12
Input typeStandard CMOS
Output typePush-Pull
FeaturesOver-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns)
Data rate (max) (Mbps)70
RatingCatalog
Operating temperature range (°C)-40 to 85
SOIC (D)1451.9 mm² 8.65 x 6
SOP (NS)1479.56 mm² 10.2 x 7.8
SSOP (DB)1448.36 mm² 6.2 x 7.8
TSSOP (PW)1432 mm² 5 x 6.4
TVSOP (DGV)1423.04 mm² 3.6 x 6.4
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部