h1_key

TI(德州仪器) SN54ALS191A
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN54ALS191A
  • TI(德州仪器) SN54ALS191A
  • TI(德州仪器) SN54ALS191A
  • TI(德州仪器) SN54ALS191A
  • TI(德州仪器) SN54ALS191A
  • TI(德州仪器) SN54ALS191A
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 触发器、锁存器和寄存器 > 计数器 > SN54ALS191A
SN54ALS191A

SN54ALS191A

正在供货

同步 4 位加/减二进制计数器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

The 'ALS191A are synchronous 4-bit reversible up/down binary counters. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock (CLK) input if the count enable () input is low. A high at inhibits counting. The direction of the count is determined by the level of the down/up (D/U) input. When D/U is low, the counter counts up, and when D/U is high, the counter counts down.

These counters feature a fully independent clock circuit. Changes at the control inputs ( and D/U) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the conditions meeting the stable setup and hold times.

These counters are fully programmable. Each output can be preset to either level by placing a low on the input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

CLK, D/U, and are buffered to lower the drive requirement, which significantly reduces the loading on (current required by) clock drivers, for long parallel words.

Two outputs are available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is minimum (0) counting down or maximum (15) counting up. The ripple-clock output () produces a low-level output pulse under those same conditions, but only while the clock input is low. The counter easily can be cascaded by feeding the ripple-clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count (MAX/MIN) output can be used to accomplish look ahead for high-speed operation.

The SN54ALS191A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS191A is characterized for operation from 0°C to 70°C.

  • Single Down/Up Count-Control Line
  • Look-Ahead Circuitry Enhances Speed of Cascaded Counters
  • Fully Synchronous in Count Modes
  • Asynchronously Presettable With Load Control
  • Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs
FunctionCounter
Bits (#)4
Technology familyALS
Supply voltage (min) (V)4.5
Supply voltage (max) (V)5.5
Input typeBipolar
Output typePush-Pull
FeaturesHigh speed (tpd 10-50ns)
Operating temperature range (°C)-55 to 125
RatingMilitary
CDIP (J)16135.3552 mm² 19.56 x 6.92
CFP (W)1669.319 mm² 10.3 x 6.73
LCCC (FK)2079.0321 mm² 8.89 x 8.89
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作

很抱歉,暂时无法提供与“SN54ALS191A”系列相匹配的产品,您可以联系专属客服快速找货或在现货搜索框中重新搜索。

10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部