CD4502B consists of six inverter/buffers with 3-state outputs. A logic "1" on the OUTPUT DISABLE input produces a high-impedance state in all six outputs. This feature permits common busing of the outputs, thus simplifying system design. A Logic "1" on the INHIBIT input switches all six outputs to logic "0" if the OUTPUT DISABLE input is a logic "0". This device is capable of driving two standard TTL loads, which is equivalent to six times the JEDEC "B"-series IOL standard.
The CD4502B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
| Technology family | CD4000 |
| Supply voltage (min) (V) | 3 |
| Supply voltage (max) (V) | 18 |
| Number of channels | 6 |
| IOL (max) (mA) | 6 |
| IOH (max) (mA) | -1 |
| Supply current (max) (µA) | 30 |
| Input type | Standard CMOS |
| Output type | Push-Pull |
| Features | Standard speed (tpd > 50ns) |
| Rating | Military |
| Operating temperature range (°C) | -55 to 125 |
| CDIP (J) | 16 | 135.3552 mm² 19.56 x 6.92 |
很抱歉,暂时无法提供与“CD4502B-MIL”系列相匹配的产品,您可以联系专属客服快速找货或在现货搜索框中重新搜索。