The ABT125 quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high.
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
| Technology family | ABT |
| Supply voltage (min) (V) | 4.5 |
| Supply voltage (max) (V) | 5.5 |
| Number of channels | 4 |
| IOL (max) (mA) | 64 |
| Supply current (max) (µA) | 250 |
| IOH (max) (mA) | -32 |
| Input type | TTL-Compatible CMOS |
| Output type | 3-State |
| Features | Over-voltage tolerant inputs, Partial power down (Ioff), Power up 3-state, Ultra high speed (tpd <5ns) |
| Rating | Military |
| Operating temperature range (°C) | -55 to 125 |
| CDIP (J) | 14 | 130.4652 mm² 19.56 x 6.67 |
| CFP (W) | 14 | 58.023 mm² 9.21 x 6.3 |
| LCCC (FK) | 20 | 79.0321 mm² 8.89 x 8.89 |
很抱歉,暂时无法提供与“SN54ABT125”系列相匹配的产品,您可以联系专属客服快速找货或在现货搜索框中重新搜索。