The TI-CD4011A, CD4012A, and CD4023A NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates
These types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).
| Technology family | CD4000 |
| Supply voltage (min) (V) | 3 |
| Supply voltage (max) (V) | 12 |
| Number of channels | 4 |
| Inputs per channel | 2 |
| IOL (max) (mA) | 0.62 |
| IOH (max) (mA) | -0.75 |
| Input type | Standard CMOS |
| Output type | Push-Pull |
| Features | High speed (tpd 10- 50ns) |
| Data rate (max) (Mbps) | 20 |
| Rating | Military |
| Operating temperature range (°C) | -55 to 125 |
| CDIP (J) | 14 | 130.4652 mm² 19.56 x 6.67 |
| CDIP_SB (JD) | 14 | 138.9395 mm² 18.55 x 7.49 |