h1_key

TI(德州仪器) SN54LVTH646
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN54LVTH646
  • TI(德州仪器) SN54LVTH646
  • TI(德州仪器) SN54LVTH646
  • TI(德州仪器) SN54LVTH646
  • TI(德州仪器) SN54LVTH646
  • TI(德州仪器) SN54LVTH646
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 缓冲器、驱动器和收发器 > 通用收发器 > SN54LVTH646
SN54LVTH646

SN54LVTH646

正在供货

具有三态输出的 3.3V ABT 八通道总线收发器和寄存器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

The ’LVTH646 devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the ’LVTH646.

Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when OE is low. In the isolation mode (OE high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

  • Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
  • Support Unregulated Battery Operation Down to 2.7 V
  • Typical VOLP (Output Ground Bounce)
    <0.8 V at VCC = 3.3 V, TA = 25°C
  • Ioff and Power-Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Latch-Up Performance Exceeds 500 mA Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
Supply voltage (min) (V)2.7
Supply voltage (max) (V)3.6
Number of channels8
IOL (max) (mA)48
IOH (max) (mA)-48
Input typeTTL/CMOS
Output typeLVTTL
FeaturesBalanced outputs, Bus-hold, Over-voltage tolerant inputs, Partial power down (Ioff), Power up 3-state, Ultra high speed (tpd <5ns)
Technology familyLVT
RatingMilitary
Operating temperature range (°C)-55 to 125
LCCC (FK)28130.6449 mm² 11.43 x 11.43
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作

很抱歉,暂时无法提供与“SN54LVTH646”系列相匹配的产品,您可以联系专属客服快速找货或在现货搜索框中重新搜索。

10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部