These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V VCC operation.
| Number of channels | 2 |
| Technology family | LV-A |
| Supply voltage (min) (V) | 2 |
| Supply voltage (max) (V) | 5.5 |
| Input type | Standard CMOS |
| Output type | Push-Pull |
| Clock frequency (max) (MHz) | 110 |
| IOL (max) (mA) | 12 |
| IOH (max) (mA) | -12 |
| Supply current (max) (µA) | 20 |
| Features | Balanced outputs, High speed (tpd 10-50ns), Over-voltage tolerant inputs, Partial power down (Ioff) |
| Operating temperature range (°C) | -40 to 125 |
| Rating | Catalog |
| SOIC (D) | 14 | 51.9 mm² 8.65 x 6 |
| SOP (NS) | 14 | 79.56 mm² 10.2 x 7.8 |
| SSOP (DB) | 14 | 48.36 mm² 6.2 x 7.8 |
| TSSOP (PW) | 14 | 32 mm² 5 x 6.4 |
| TVSOP (DGV) | 14 | 23.04 mm² 3.6 x 6.4 |
| VQFN (RGY) | 14 | 12.25 mm² 3.5 x 3.5 |