h1_key

TI(德州仪器) CD4043B
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) CD4043B
  • TI(德州仪器) CD4043B
  • TI(德州仪器) CD4043B
  • TI(德州仪器) CD4043B
  • TI(德州仪器) CD4043B
  • TI(德州仪器) CD4043B
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 触发器、锁存器和寄存器 > 其他锁存器 > CD4043B
CD4043B

CD4043B

正在供货

具有三态输出的 CMOS 四路或非 R/S 锁存器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

CD4043B types are quad cross-coupled 3-state CMOS NOR latches and the CD4044B types are quad cross-coupled 3-state CMOS NAND latches. Each latch has a separate Q output and individual SET and RESET inputs. The Q outputs are controlled by a common ENABLE input. A logic "1" or high on the ENABLE input connects the latch states to the Q outputs. A logic "0" or low on the ENABLE input disconnects the latch states from the Q outputs, resulting in an open circuit condition on the Q outputs. The open circuit feature allows common busing of the outputs.

The CD4043B and CD4044B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (D, DR, DT, DWR, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

  • 3-state outputs with common output ENABLE
  • Separate SET and RESET inputs for each latch
  • NOR and NAND configurations
  • 5-V, 10-V, and 15-V parametric ratings
  • Standardized symmetrical output characteristics
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
  • Noise margin (over full package temperature range):
    • 1 V at VDD = 5 V
    • 2 V at VDD = 10 V
    • 2.5 V at VDD = 15 V
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
  • Applications
    • Holding register in multi-register system
    • Four bits of independent storage with output ENABLE
    • Strobed register
    • General digital logic
    • CD4043B for positive logic systems
    • CD4044B for negative logic systems

Data sheet acquired from Harris Semiconductor

FunctionRS latch
Number of channels4
Technology familyCD4000
Supply voltage (min) (V)3
Supply voltage (max) (V)18
Input typeStandard CMOS
Output type3-State
Data rate (max) (Mbps)16
IOL (max) (mA)2.4
IOH (max) (mA)-2.4
FeaturesHigh speed (tpd 10-50ns), Partial power down (Ioff), Standard speed (tpd > 50ns)
Operating temperature range (°C)-55 to 125
RatingCatalog
PDIP (N)16181.42 mm² 19.3 x 9.4
SOIC (D)1659.4 mm² 9.9 x 6
SOIC (DW)16106.09 mm² 10.3 x 10.3
SOP (NS)1679.56 mm² 10.2 x 7.8
TSSOP (PW)1632 mm² 5 x 6.4
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部