h1_key

TI(德州仪器) SN74LVTH162241
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) SN74LVTH162241
  • TI(德州仪器) SN74LVTH162241
  • TI(德州仪器) SN74LVTH162241
  • TI(德州仪器) SN74LVTH162241
  • TI(德州仪器) SN74LVTH162241
  • TI(德州仪器) SN74LVTH162241
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 缓冲器、驱动器和收发器 > 同相缓冲器和驱动器 > SN74LVTH162241
SN74LVTH162241

SN74LVTH162241

正在供货

具有总线保持、TTL 兼容型 CMOS 输入和三态输出的 16 通道、2.7V 至 3.6V 缓冲器

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide noninverting outputs and complementary output-enable (OE and OE) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- series resistors to reduce overshoot and undershoot.

When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH162241 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH162241 is characterized for operation from -40°C to 85°C.

  • Members of the Texas Instruments Widebus™ Family
  • State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
  • Output Ports Have Equivalent 22- Series Resistors, So No External Resistors Are Required
  • Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
  • Support Unregulated Battery Operation Down to 2.7 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
  • Ioff and Power-Up 3-State Support Hot Insertion
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise
  • Flow-Through Architecture Optimizes PCB Layout
  • Latch-Up Performance Exceeds 500 mA Per JESD 17
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
  • Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

Widebus is a trademark of Texas Instruments.

Technology familyLVT
Supply voltage (min) (V)2.7
Supply voltage (max) (V)3.6
Number of channels16
IOL (max) (mA)12
Supply current (max) (µA)5000
IOH (max) (mA)-12
Input typeTTL-Compatible CMOS
Output type3-State
FeaturesBalanced outputs, Bus-hold, Damping resistors, Over-voltage tolerant inputs, Partial power down (Ioff), Power up 3-state, Ultra high speed (tpd <5ns)
RatingCatalog
Operating temperature range (°C)-40 to 85
SSOP (DL)48164.358 mm² 15.88 x 10.35
TSSOP (DGG)48101.25 mm² 12.5 x 8.1
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部