h1_key

TI(德州仪器) CD4572UB
德州仪器 (TI) 全系列产品在线购买
  • TI(德州仪器) CD4572UB
  • TI(德州仪器) CD4572UB
  • TI(德州仪器) CD4572UB
  • TI(德州仪器) CD4572UB
  • TI(德州仪器) CD4572UB
  • TI(德州仪器) CD4572UB
立即查看
您当前的位置: 首页 > 逻辑和电压转换 > 逻辑门 > 组合门 > CD4572UB
CD4572UB

CD4572UB

正在供货

CMOS 十六进制门(具有4 个反相器、一个双输入或非门和一个双输入与非门)

产品详情
  • 说明
  • 特性
  • 参数
  • 封装 | 引脚 | 尺寸

CD4572UB Hex Gate provides the system designer with direct implementation of inverter, NAND, and NOR functions and supplements the existing family of CMOS gates.

The CD4572UB devices meet all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."

The CD4572UB types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

  • Pin 7 NOR input positioned adjacent to VSS for easy use of gate as an inverter
  • Pin 15 NAND input positioned adjacent to VDD for easy use of gate as an inverter
  • Standard symmetrical output characteristics
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 18 V over full package-temperature range:
       100 nA at 18 V and 25°C
  • 5-V, 10-V, and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
Technology familyCD4000
Supply voltage (min) (V)3
Supply voltage (max) (V)18
Number of channels6
Inputs per channel2
IOL (max) (mA)6.8
IOH (max) (mA)-6.8
Input typeStandard CMOS
Output typePush-Pull
FeaturesStandard speed (tpd > 50ns)
Data rate (max) (Mbps)16
RatingCatalog
Operating temperature range (°C)-55 to 125
PDIP (N)16181.42 mm² 19.3 x 9.4
SOIC (D)1659.4 mm² 9.9 x 6
SOP (NS)1679.56 mm² 10.2 x 7.8
TSSOP (PW)1632 mm² 5 x 6.4
产品购买
  • 商品型号
  • 封装
  • 工作温度
  • 包装
  • 价格
  • 现货库存
  • 操作
10s
温馨提示:
订单商品问题请移至我的售后服务提交售后申请,其他需投诉问题可移至我的投诉提交,我们将在第一时间给您答复
返回顶部