购物车中还没有商品，赶紧选购吧！
推荐用于新设计
特性
- JEDEC JESD204B and JESD204C support
- Low additive jitter: <15 fs rms at 2457.6 MHz (12 kHz to 20 MHz)
- Very low noise floor: −155.2 dBc/Hz at 983.04 MHz
- Up to 14 low-voltage differential signaling (LVDS), low-voltage positive emitter coupled logic (LVPECL), or current-mode logic (CML) type device clocks (DCLKs)
- Maximum CLKOUTx/CLKOUTx and SCLKOUTx/SCLKOUTx frequency of 3200 MHz
- JESD204B/C compatible system reference (SYSREF) pulses
- 25 ps analog and one-half clock input cycle digital delay independently programmable on each of 14 clock output channels
- Serial port interface (SPI)-programmable adjustable noise floor vs. power consumption
- SYSREF valid interrupt to simplify JESD204B/C synchronization
- Supports deterministic synchronization of multiple HMC7043B devices
- RFSYNCIN pin or SPI-controlled SYNC trigger for output synchronization of JESD204B/C
- GPIO alarm/status indicator to determine system health
- Clock input to support up to 6 GHz
- Available in 48-lead, 7 mm × 7 mm LFCSP package
产品详情和应用
The HMC7043B, which is a revised version of the HMC7043, is a high-performance clock buffer for the distribution of ultra-low phase noise references for high-speed data converters with either parallel or serial (JESD204B/C type) interfaces.
The HMC7043B is designed to meet the requirements of multicarrier GSM and LTE base station designs, and offers a wide range of clock management and distribution features to simplify baseband and radio card clock tree designs.
The HMC7043B provides 14 low noise and configurable outputs to offer flexibility in interfacing with many different components in a base transceiver station (BTS) system, such as data converters, local oscillators, transmit/receive modules, field programmable gate arrays (FPGAs), and digital front-end application-specific integrated circuits (ASICs). The HMC7043B can generate up to seven DCLK and SYSREF clock pairs per the JESD204B interface requirements.
The system designer can generate a lower number of DCLK and SYSREF pairs, and configure the remaining output signal paths for independent phase and frequency. Both the DCLK and SYSREF clock outputs can be configured to support different signaling standards, including CML, LVDS, LVPECL, and low voltage complementary metal-oxide semiconductor (LVCMOS), and different bias conditions to adjust for varying board insertion losses.
One of the unique features of the HMC7043B is the independent flexible phase management of each of the 14 channels. All 14 channels feature both frequency and phase adjustment. The outputs can also be programmed for 50 Ω or 100 Ω internal and external termination options.
The HMC7043B device features an RF SYNC feature that synchronizes multiple HMC7043B devices deterministically, that is, ensures that all clock outputs start with the same edge. This operation is achieved by rephasing the nested HMC7043B or SYSREF c
